Linear Algebra

Description

I am looking for someone familiar with questions like this-

A 2-bit right shift register with parallel load has the following data and control inputs:
P1, P0 for parallel data, Ds for serial data, M=shift/load input for the mode selection.
With M=1 data are loaded from inputs P1, P0 at positive clock edges; with M = 0 data are shifted right
and loaded from input Ds also at positive clock edges.
a) Complete the waveform template for data outputs Q1, Q0 for given data and mode control
waveforms. Here, Q1 and Q0 are the MSB and LSB, respectively. The register was cleared initially.
Neglect the propagation delays.
b) Construct the 4-bit right shift register with parallel load using two 2-bit shift registers above as
building blocks. Obtain the schematic, show data inputs for parallel load D3, D2, D1, D0, serial
data input Din, outputs Q3, Q2, Q1, Q0, mode control M.